Skip to content
  • Home

Tag: negative vs positive logic

Posted on May 15, 2022July 22, 2022

65816: Build 4 – Revisiting PLD Coding

In a long postscript to 65816: Build 4 – Adding Expanded RAM I discussed some alternatives I tried to achieve the following memory map in my ATF22V10C PLD. There’s nothing magical about this memory map, it’s just something I wanted to try, for reasons I’ll discuss in a operating system post if I ever get …

Continue reading “65816: Build 4 – Revisiting PLD Coding”

Recent Articles

  • S-Pixie: PCB Build Transmitter Testing
  • CW Messenger: Protoboard Build Start to Finish
  • CW Messenger: Prototype Testing
  • CW Messenger: A New Project
  • S-Pixie: Audio Amplifier

Admin

  • Log in
  • Entries feed
  • Comments feed
  • WordPress.org
Privacy Policy Terms and Conditions Contact Us
Copyright © 2020-2025 TRobertson