Skip to content
  • Home

Tag: component layout

Posted on May 4, 2022September 14, 2025

65816: Troubleshooting 3 – Revisiting the Build 4 Layout

I left Build 4 successfully running with the 65816 and 55 ns RAM. But it failed with memory corruption when I used 12 ns RAM. The problem was that occasionally during RAM writes, some address signals would change about 2 ns before the write enable signal would rise. This would result in a write to …

Continue reading “65816: Troubleshooting 3 – Revisiting the Build 4 Layout”

Recent Articles

  • Poor Teensy Pin Contact with Stamped Header Pins
  • Examining the v11 T41 Output Spectrum
  • T41 v12 Kit – Reddit Links
  • 4SQRP T41 Kit – Reddit Links
  • T41-EP Wiki

65c02 65C51 74HC245 74HC573 65816 address decoder Analog Discovery 2 ATF22V10C Ben Eater C Compose CW Messenger debug Debug Adapter Protocol debugging Docker ESP32 Forth ham radio HTTPS memory map microcontroller projects n-queens Nginx PLD propagation delay S-Pixie simulation T41 WordPress

Admin

  • Log in
  • Entries feed
  • Comments feed
  • WordPress.org
  • Contact
  • Privacy Policy
  • Terms and Conditions
Privacy Policy Terms and Conditions Contact Us
Copyright © 2020-2025 TRobertson